



US006297140B1

(12) **United States Patent**
Uzoh et al.

(10) **Patent No.:** **US 6,297,140 B1**
(45) **Date of Patent:** ***Oct. 2, 2001**

(54) **METHOD TO PLATE C4 TO COPPER STUD**

(75) **Inventors:** Cyprian Emeka Uzoh, Hopewell Junction; Daniel C. Edelstein, New Rochelle, both of NY (US)

(73) **Assignee:** International Business Machines Corporation, Armonk, NY (US)

(*) **Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

5,384,283	1/1995	Gegenwarth et al.	
5,462,638	10/1995	Datta et al.	
5,486,282	1/1996	Datta et al.	
5,492,235	2/1996	Crafts et al.	
5,503,286	4/1996	Nye, III et al.	
5,543,032	8/1996	Datta et al.	
5,591,480	1/1997	Weismann et al.	
5,834,827	11/1998	Miyasaka	257/578
5,872,696	2/1999	Peters	361/305
5,891,802	4/1999	Tao	438/656
6,080,656	6/2000	Shih et al.	438/626
6,093,647	7/2000	Yu et al.	438/687
6,140,234	10/2000	Uzoh et al.	438/678

FOREIGN PATENT DOCUMENTS

52-155055 6/1976 (JP)
3-190240A 8/1991 (JP)

* cited by examiner

Primary Examiner—Charles Bowers
Assistant Examiner—Lynne A. Gurley

(74) *Attorney, Agent, or Firm*—Connolly Bove Lodge & Hutz; Joseph P. Abate

Related U.S. Application Data

(62) Division of application No. 09/004,808, filed on Jan. 9, 1998, now Pat. No. 6,251,528.

(51) **Int. Cl.**⁷ H01L 21/44

(52) **U.S. Cl.** 438/612; 438/613; 438/614; 438/627; 438/629; 438/637; 438/643; 438/653; 438/674; 438/675; 438/676; 438/677; 438/678; 438/687

(58) **Field of Search** 438/612, 613, 438/614, 625, 627, 629, 637, 643, 648, 653, 656, 666, 669, 671, 674, 675, 676, 677, 678, 685, 687

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,840,302	6/1989	Gardner et al.	
5,010,389	4/1991	Gansauge et al.	
5,089,440	2/1992	Christie et al.	
5,244,833	9/1993	Gansauge et al.	
5,256,274	10/1993	Poris	
5,298,459	3/1994	Arikawa et al.	
5,316,974	5/1994	Crank	437/190

(57) **ABSTRACT**

A method for plating a second metal directly to a first metal without utilizing a mask. A semiconductor substrate is provided including at least one metal feature and at least one insulating layer covering the metal feature and the substrate. At least one recess is formed in the at least one insulating layer thereby exposing at least a portion of the metal feature. At least one conductive barrier layer is formed over the insulating layer and the exposed portion of the metal feature. A plating seed layer of a first metal is formed over the at least one barrier layer. A photoresist layer is deposited over the plating seed layer. Portions of the photoresist layer and portions of the plating seed layer outside of the at least one recess are removed. Photoresist remaining in the at least one recess is removed. A second metal is electroplated to the plating seed layer in the recess, using the barrier layer to conduct electrical current.

23 Claims, 2 Drawing Sheets

